Author : Suryanarayana Pendela
Release : 2010
Genre :
Kind : eBook
Book Rating : /5 ( reviews)
Book Synopsis Techniques for Variation Aware Modeling in Static Timing Analysis of Integrated Circuits by : Suryanarayana Pendela
Download or read book Techniques for Variation Aware Modeling in Static Timing Analysis of Integrated Circuits written by Suryanarayana Pendela. This book was released on 2010. Available in PDF, EPUB and Kindle. Book excerpt: Much of the Semiconductor Industry's success can be attributed to Moore's law which states that the number of transistors on an integrated circuit would double approximately every two years. Semiconductor industry has ever since progressed from designs with a few hundred transistors to today's complex designs incorporating millions of transistors. The current era of nanometer technologies threatens to impact the sustainability of Moore's law with random variations in the manufacturing process impacting yield in a big way. Considerable research efforts have since been devoted to account for these variations leading to a new paradigm called Design for Manufacturing (DFM). Traditional Static Timing Analysis (STA) has given way to Statistical Static Timing Analysis (SSTA) techniques wherein the parameters considered are treated as random variables with assigned probability distribution functions. However, SSTA is still not seen as a mature flow for commercial adoption, owing to the inherent complex nature of the SSTA algorithms. In this thesis, we propose an alternate framework to STA under the presence of process variations using Interval Valued Static Timing Analysis (IVSTA). Process variations are accounted for by using a macro-modeling framework providing an efficient and fast timing analysis technique. Results on standard benchmarks show that IVSTA can predict the timing slack by a margin of 5-10% error and huge improvement of runtime compared to traditional corner based analysis. The framework involves a one-time characterization of the standard cell library and can be incorporated without much modification to the design flow. An iterative optimization framework using IVSTA engine is also presented which optimizes a routed netlist for variations at a minimum penalty of area and power.